Abstract-The conventional RC-lumped thermal networks are widely used to estimate the temperature of power devices, but they lack of accuracy in addressing detailed thermal behaviors/ couplings in different locations and layers of the high-power insulated gate bipolar transistor (IGBT) modules. On the other hand, a finite-element (FE)-based simulation is the other method, which is often used to analyze the steady-state thermal distribution of IGBT modules, but it is not possible to be used for a long-term analysis of load profiles of power converter, which is needed for reliability assessments and better thermal design. This paper proposes a novel 3-D RC-lumped thermal network for the high-power IGBT modules. The thermal coupling effects among the chips and among the critical layers are modeled, and boundary conditions, including the cooling conditions, are also considered. It is demonstrated that the proposed thermal model enables both accurate and fast temperature estimation of high-power IGBT modules in the real loading conditions of the converter while maintaining the critical details of the thermal dynamics and thermal distribution. The proposed thermal model is verified by both the FE-based simulation and the experimental results.
module. All these mentioned technologies may result in the increased complexity of geometry inside the IGBT module. On the other hand, the critical mission profiles in the highpower applications may introduce complicated loading conditions to the devices, consequently resulting in complicated thermal dynamics.
The thermal behaviors of the IGBT modules are very important design consideration for the whole converter system, especially in the high-power range. Because the reliability of power electronic devices is closely dependent on the thermal behaviors of semiconductor devices, the adverse thermal loading and dynamics may quickly trigger the reliability problems, causing failures of IGBT modules, such as bond wire liftoff or solder cracking [3] [4] [5] . It has been demonstrated that the thermal stresses of the semiconductor devices can be mathematically correlated with the expected reliability performance of the converter, allowing a more accurate design of the semiconductor parts [6] [7] [8] [9] . On the other hand, power semiconductor device may incur in catastrophic failures if the maximum junction temperature given by the manufacturer is exceeded [5] . Therefore, an accurate prediction of the chip temperature is crucial for a reliable IGBT module thermal design as well as a heat sink design, which affects the total converter cost.
Currently, the correct estimation of the temperature in highpower semiconductors under real mission profiles is still a challenging task. A group of methods are based on thermal models composed of RC lumps given by manufacturer's datasheets, which estimate temperature indirectly, as detailed in [10] [11] [12] [13] [14] [15] [16] [17] . In these methods, the temperature of the IGBT module is mathematically obtained by the information of loss dissipation in the IGBT/diode chips as well as the thermal impedances in the form of 1-D RC network. However, these thermal models exhibit some limits in calculating the temperatures in different layers of the IGBT module. In other words, they only estimate a junction temperature, and they do not provide accurate temperatures in the middle layers. In addition, they can only estimate the average temperature of the chip area without considering the thermal coupling between the chips or temperature distribution in different layers of materials inside the module. Moreover, 2-D and 3-D boundary conditions, including nonlinear cooling system, are not considered in the mentioned methods.
Today, many advanced simulation tools have been introduced for the thermal behavior analysis of the highpower IGBT module, such as a traditional finite-element method (FEM), a finite volume method, and a finite difference method [17] [18] [19] . All these methods provide much more accurate and detailed thermal information in both the transient operation and the steady-state operation of the device. However, these methods normally require massive calculations in three dimensions. Furthermore, because of the complex structure and the cooling system of high-power IGBT modules, these methods normally result in very long computation time, especially in multiphysics environments-electrothermal and thermomechanical-which are more and more demanded in a reliable design for power electronics [20] . Indeed, many studies have been carried out to simplify and speed up the pure FEM simulation tools, such as the ones mentioned in [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] , but all of these methods are difficult to be implemented in real mission profiles and, even in the case of success, several of them exhibit significantly decreased accuracy in the temperature calculation.
This paper proposes a novel, fast, and accurate 3-D RC-lumped thermal model for high-power IGBT modules; it considers some critical geometry and material information of the devices. The obtained model is suitable to be integrated into a circuit simulator, whose execution time is much shorter than the one for an FEM-based simulation with comparable accuracy. This model includes the thermal coupling effects between the chips and the critical sublayers. Moreover, the 3-D thermal network is adjustable according to power losses distribution and cooling system equations that mean by change of these boundary conditions, the thermal network is modified to fit to new conditions. Some experimental tests are also presented, which verify the proposed approach. One of the key outcomes is that the approximated temperature distribution inside the IGBT module can be obtained both vertically and horizontally, even if a circuit simulator is used. This feature is very important for a lifetime calculation of the power device [31] . This paper is structured as follows. The modeling environment and the operating conditions of the IGBT module under study are introduced first, together with the challenges and limits of the existing thermal models. Then, the proposed method to extract the 3-D-lumped thermal network is described. The self-heating and the thermal coupling effects inside the IGBT module are carefully included in the modeling process. Finally, the obtained thermal network is validated by both the FEM simulation and the experiments under the real field operating conditions in a grid-connected wind power converter.
II. CONDITIONS AND ENVIRONMENT FOR MODELING A. Structure of IGBT Module and Conditions for Analysis
Without losing of generality, this paper focuses on a power IGBT module that is rated 1 kA and 1.7 kV. All silicon chips are placed on a direct copper bonded (DCB) layer and copper baseplate, respectively, via solder layers. More in detail, the considered IGBT module contains six half-bridge converters connected in parallel, totally amounting to 12 transistors and 12 diode chips. The IGBT module is simulated using an TABLE I   IGBT MODULE MATERIAL THERMAL PROPERTIES FEM-based tool, namely, ANSYS Icepak, to extract the temperature profiles. The graphical view of the IGBT module in the FEM simulation is shown in Fig. 1 . The IGBT module is assumed adiabatic from the top and lateral sides; therefore, the heat propagates from the junction area, inside the chip, through several sublayers and dissipates in the heat exchanger. Bond wires can be removed in very good approximation as they minimum negligibly influence the thermal balance [4] .
The layer stack in the considered IGBT module is shown in Fig. 2 . In this case study, the DCB substrate layer material is chosen to be aluminum oxide (Al 2 O 3 ). Of course, other interesting DCB materials, such as AlN or Si 3 N 4 , can be studied as alternative cases. The thermal characteristics of all materials used in the IGBT module are given in Table I . It is worth to note that the conductivity of some materials is set to be temperature dependent based on [32] , especially silicon and copper, which considerably show lower thermal conductivity at higher temperatures. As an initial demonstration and a reference for analysis, the FEM simulation is implemented based on the given specifications of the IGBT module. It has been assumed that the baseplate is mounted on a plate with fixed temperature set to 88°C in order to decrease the simulation time and to avoid the uncertain physical properties in thermal interface material and heat sink. This is a typical design target of the cooling system for the chosen IGBT modules [19] . Of course, using a thermal interface material or the active heat sink follows the same method of thermal modeling. In addition, the ambient temperature of the simulations is fixed to 20°C. To achieve the highest accuracy in the simulation results and shorter simulation time, multilevel meshing is applied in the FEM tool. Basically, multilevel meshing consists of using finer mesh in the critical regions such as junction and solder layers rather than the thicker layers, such as the baseplate and DCB. The FEM simulations are done in a transient mode for 0.5 s, which is sufficient time to ensure that the temperatures inside the IGBT module under study have reached the steady state.
B. Challenges of Accurate Thermal Modeling
The conventional thermal models calculate the junction temperature excursions for self-heating of the devices caused by single operational semiconductor chips. On the other hand, some thermal models consider thermal couplings between chips, such as the thermal models introduced in [19] , [33] , and [34] , but they do not explain thermal coupling between different layers of the IGBT module in thermal paths between the chips. Identifying thermal coupling in sublayers helps in accurate temperature calculation of critical layers. Indeed, any chip dissipating power will produce a temperature increase in the same chip and all other chips. Therefore, an accurate thermal model should account for the superposition of thermal couplings. This paper studies the thermal coupling effect as an important factor for accurate thermal modeling. One of the key achievements of the presented approach is to make able to study the temperature cross effects among the chips. Without losing of generality, it is assumed that power losses are generated equally in IGBT and diode chips. The surface temperature distribution of the IGBT module is shown in Fig. 3 . As previously pointed out, the IGBT module under study consists of six cells, and each cell contains a half-bridge converter, including two pairs of IGBTs and freewheeling diodes, namely, T1/D1 and T2/D2.
The coupling effect from other chips is related to the distance of heat sources and the magnitude of the power generated at heat sources [36] . It can be observed in Fig. 3 that in each half-bridge cell, the thermal coupling effects among the cells are negligible, since there is no significant temperature difference in the area between them. Consequently, the study can be focused on one individual halfbridge cell, which is composed of four closely positioned chips (transistors T1 and T2, and freewheeling diodes D1 and D2). Furthermore, for simplicity, the thermal coupling study can be focused on one pair of IGBT/diode (T1 and D1) thanks to symmetry. It is worth to note that the thermal coupling is not only among the chips, but it is also relevant among sublayers beneath the chips. Fig. 4 shows the cross-sectional view of temperature distribution in the IGBT module when the IGBT chip is conducting, and it can be seen that the thermal coupling exists between the chips and sublayers. In addition, a noticeable amount of heat is flowing through solder layers, which can lead to reliability problem, as detailed in [3] .
Since the side temperatures of the chips are critical information in solder cracks study, nine equally distanced monitoring points are considered on each IGBT/diode chip to study the self-heating and thermal coupling effects from the other chips. These monitoring points are shown in Fig. 5 . It should be mentioned that the thermal couplings also exist between points on the same chips, which are not included in this paper due to their negligible effect in comparison with the thermal coupling from other chips. Other monitoring points are considered under the chips and are labeled as s1 for the chip solder, s2 for the baseplate solder, C for the case, and TIM for the thermal interface material. In order to model the self-heating and thermal coupling effects, the FEM simulations have been performed in three cases: 1) only the transistor (T1) is switching; 2) only the freewheeling diode (D1) is switching; and 3) T1 and D1 are switching alternatively. For this purpose, a power loss profile from a grid-connected converter is given to both IGBT and diode chips. The converter rated power is 500 kW, the dc bus voltage is 1100 V, a rated load current is 209 A rms , an output frequency is 50 Hz, and a switching frequency is 2 kHz. The baseplate temperature is fixed to 80°C. In the simulation, we apply power losses to the IGBT, and we measure the diode temperature and vice versa. The results for i 2 can be concluded that the thermal coupling is obviously not symmetric. In the thermal modeling of the IGBT modules, independence of thermal paths is not reasonable under these circumstances, and the thermal coupling effects should be included in the thermal networks.
On the other hand, many factors may have impacts to the loading of high-power IGBT modules. These factors include variable wind speeds and temperatures, harsh environments, and grid disturbances. FE analysis (FEA) can be used for short-term simulations, but for long-term load profiles, FEA is time-consuming and demands for a huge amount of computation time and cost. Therefore, a much faster thermal model is required to estimate temperatures for loading profiles under multitime scales, while the accuracy about the thermal coupling and distribution inside the module needs to be maintained.
III. MODELING OF THERMAL IMPEDANCE NETWORK

A. Proposed Structure of 3-D Thermal Impedance Network
In order to correctly represent the thermal coupling impact, a thermal model is needed, which estimates the self-heating as well as thermal coupling effects from other chips in critical layers. Indeed, this model should make a superposition of the self-heating and thermal coupling effects. To this aim, the self-heating effects are modeled as the conventional RC-lumped networks for each intended location on the chips. The RC networks start from chip, end in the cooling system, and cover critical solder layers as well as cooling system. On the other hand, thermal couplings are modeled as voltage sources between layers and controlled by other chips. These additional subcircuits include a current source from the neighboring chip and thermal coupling impedance between two layers. The subcircuits are powered by the other chip power loss heat source.
FEM is executed for two trials in which temperatures are monitored in both chips and critical layers and distributed branches are extracted for the critical monitoring points from junction to chip solder Z th ( j − s 1 ), chip solder to baseplate solder Z th (s 1 − s 2 ), baseplate solder to case Z th (s 2 − c), case to thermal interface material (TIM) Z th (s 2 − TIM), and TIM to cooling system Z th (TIM− h). Z th is the thermal impedance of each branch, which will be described in Section III-B. The thermal coupling effects are shown as controlled voltage sources, which are added to the self-heating sources.
In 
B. Extraction of Elements in the 3-D Thermal Network
Roughly speaking, the temperature rise across the IGBT module is proportional to the power dissipation in both transient and steady state [27] . The temperature rise in steady state can be calculated applying thermal resistance, R th , between the target point and the reference point. Similarly, the temperature in the dynamic state is calculated using the transient thermal impedance curve Z th (t) between the two mentioned points. The thermal resistance and the thermal impedance equations are given by
where T a and T b are the temperatures in two adjacent points and P self is the power losses, which is generated in the same chip. Moreover, the coupling thermal impedance can be written as
where P coupl is the power losses, which is generated in the neighbor chip. Typically, the power losses are not constant and also time dependent, so the temperature rise ( T ) of the device can be calculated by [19] 
where T (t) is the device temperature rise, P(τ ) is the power losses profile, Z th (t − τ ) is the transient thermal impedance, and t is the time of switching. Indeed, in order to study the thermal coupling effects among the chips and to find the temperature rise in critical points, such as solder layers, more detailed thermal impedances are needed. This information is essential for the optimized design of IGBT modules. To consider the self-heating and thermal coupling effects, (2) and (3) can be rewritten in the matrix form as ⎡
where T i , with i ∈ 1, . . . , m is the monitoring point temperature, P j with j ∈ 1, . . . , n is the power losses on each chip, T ref,m is the reference temperature at the monitoring point m, and Z mn is the coupling thermal impedance between the monitoring point m and the reference point i . In particular, Z ii is the self-heating thermal impedance. The expanded form of (5.1) to the 3-D thermal network can be written as (5.2), as shown at the bottom of this page, where junction temperature, chip solder temperatures, and baseplate solder temperature in the IGBT chip and diode chip can be calculated using the 3-D thermal network. The method used in this paper to extract the thermal network is based on the extraction of transient thermal impedances from the FEM analysis and transformation of these curves into the equivalent thermal RC networks by using a step response analysis. The RC networks can then be used in any circuit simulators, such as PSpice or PLECS, to calculate temperatures. This will accelerate the simulation time with acceptable accuracy compared with the FEM analysis.
To extract the responses, a step power loss input is applied to each chip (T1 and D1) individually, and the temperature responses from the intended monitoring points are extracted. If only the self-heating of the monitoring point is intended to be calculated, a step response analysis can be applied to extract the equivalent thermal RC network. If the thermal coupling effect is also needed to be considered, the transient thermal impedance for one node can be extracted using the superposition principle as the summation of a self-heated transient thermal impedance and the coupling transient thermal impedances from the other chip (as another heat source). The methodology to find the thermal response of the IGBT module is detailed in the following.
1) The IGBT module geometry is drawn in the FEM environment. 2) A step response analysis is performed for all chips, by applying the step power loss input to one single chip in a trial and then to monitor the temperature responses on the same chip and all other intended points on the other chip. The results are a series of curves, which are transient temperature responses. This process is shown in Fig. 8.  3 ) To obtain the self-heating transient thermal impedance between the vertical monitoring points, which means j to s1, s1 to s2, s2 to C, C to TIM, and TIM to h, the extracted temperature curves in each monitoring point is subtracted from the adjacent vertical point and divided into the same chip power loss. As an
th(s1−s2) + Z example, the self-heating thermal impedance between j and s1 can be calculated as
where im is the monitoring point on the IGBT chip in the corresponding monitoring layer and P loss(IGBT) is the step power losses of IGBT chip. To identify the coupling transient thermal impedance, the temperature difference between junction and heat sink on each monitoring point of a chip is measured, when the step power loss is applied to the other chip. Then, the temperature difference will be divided into the power losses of the other chip. For example, the coupling thermal impedance between j and s1 at point im can be calculated as follows:
where P loss(diode) is the step power loss of diode chip. 4) In order to apply the transient thermal impedance in the circuit simulator for temperature calculation, the transient thermal impedance curves in each scenario are curve-fitted mathematically using a sum of exponential functions, as shown in (8) in order to obtain an equivalent thermal network to the thermal impedance curve
where R th i is the equivalent thermal resistance and C th i is the equivalent thermal capacitance. The equivalent RC network, which is used in this paper, is a Foster network that is shown in Fig. 7 . It is worth to mention that in the Foster networks, the voltages at the intermediate nodes do not have physical meaning, and only the first and the last nodes are meaningful to the adjacent temperature monitoring points. The number of RC pairs are dependent on the accuracy of the fitted curve to Z th (t). In this paper, the number of RC pairs varies from one layer to four layers depending on the fitted Z th (t) curve. It is very important to note that, although the Foster network node voltages do not have any physical meaning, the first and last nodes are located in sublayers of the 3-D thermal network; therefore, they assume a physical value.
C. Curve Fitting of Thermal Impedance Curve
The R and C values in the Foster network are mathematically calculated using cftool in MATLAB [37] . To this aim, first, the time values and thermal impedance values in the thermal impedance curve are entered as two matrices. Also for better fitting operation, it is advised that in transient times, more resolution of thermal impedance values is being selected rather than the steady state. The time steps selected for this paper are shown in Fig. 9 .
The curve fitting tool creates interpolation best fit based on (8) . A curve fitting tool uses nonlinear least-squares formulation to fit the nonlinear model to data extracted from the thermal impedance curve. If the number of thermal impedance values is n and the number of time steps is m, then (8) can be rewritten in a matrix form like a nonlinear model, as shown in
where y is an n-by-1 vector of responses, f is a function of β and X, β is an m-by-1 vector of coefficients, X is the n-by-m design matrix for the model, and ε is an n-by-1 vector of errors. To fit the data, an iterative approach is required that follows the following steps. 1) A fitting process starts with an initial estimation for each coefficient of (9) . For example, random values on the interval [0, 1] are provided.
2) The fitting model creates the fitted curve for the current coefficients. The fitted response valueŷ is given bŷ
y includes the calculation of the Jacobian of f (X, b) and represents as a matrix of partial derivatives of the coefficients. b is an m-by-1 vector of new coefficients.
3) The coefficients are adjusted, and it is determined if the fitting is improved. The magnitude and direction of adjustment depend on the fitting algorithm. Since the coefficients of the fitted model (RC values) must be kept nonzero, and upper limits are kept to 1000, the trust-region algorithm is used to solve the problem. The trust-region algorithm can solve difficult nonlinear problems in a very efficient way rather than other methods. 4) The process is iterated by returning to step 2 until the fitting process is modified properly. For this purpose, the sum of squares due to error is considered as 10 −4 at most. The whole curve-fitting process can be found in MATLAB help documentation [37] .
D. Limits and Extension of the Models
The presented thermal model is dependent on the boundary conditions of the studied geometry. As discussed before, boundary conditions include ambient temperature, power losses, and cooling system. It is widely shared that the ambient temperature does not affect the thermal behavior of power devices, so the IGBT module is assumed to be adiabatic from top and lateral sides. In addition, it has been proved in [38] that the loading conditions affect the accuracy of the thermal model, which is due to the variation of thermal conductivities of materials in different temperatures. On the other hand, the cooling conditions may affect the parameters of the thermal network. For example, if the cooling system heat transfer coefficient is increased, the heat flux spread reduces, which in turn leads to increased thermal impedance, especially in the baseplate. This phenomenon will reduce the heat spreading efficiency of the baseplate and heat transfer efficiency to the heat exchanger. Therefore, the temperature difference between the junction and the case and, consequently, the thermal resistance will be increased, respectively. More discussions regarding the boundary conditions effects on thermal impedance are presented in [38] .
IV. MODEL VERIFICATION
A. FEM Verification
In this section, the presented thermal network is implemented and verified by a circuit simulator (PLECS) whose results will be compared with FEM results (ANSYS Icepak). In order to find the power loss profile, the IGBT module is loaded with a three-phase two-level dc-ac voltage source converter (2L-VSC). The circuit schematic of the converter is shown in Fig. 10 , and the detailed converter specifications are listed in Table II . The IGBT/diode components and the other values in Table II are the typical values used in gridside inverters for wind power application.
The converter conditions shown in Fig. 10 and Table II are used to design the heat sources for the IGBT/diode chips. The power losses for the power semiconductor devices are the sum of conduction losses and switching losses. The conduction losses can be calculated by (11) where v ce/f −chip is the conduction voltage of IGBT/diode, i chip (t) is the mean current flowing in each chip, and 
D T /D (t)
is the duty ratio for the IGBT or diode. The switching losses can be calculated as follows:
where E swT/D−chip is the average switching energy for all IGBT or diode chips, which is a function of the current flowing in each chip. f s is the switching frequency of the converter and f 0 is the fundamental frequency of the converter. The whole loss calculations are detailed in [39] , and the instantaneous power losses generated on each IGBT and diode chip inside the module are shown in Fig. 11 . It can be seen that under the specified operating conditions, the power losses on the IGBT chip are significantly larger than the power losses generated on the diode chip.
The loss profile is applied to the thermal network as P loss(IGBT) and P loss(diode) , and the case temperature is kept fixed around 88.8°C, as shown in Fig. 12 . To model the cooling system, boundary conditions should be identified in the FEM analysis. The cooling system in the experimental setup is a fixed temperature hotplate. A hot plate is not an efficient cooling system, since it is equivalent to a very high heat transfer coefficient and very low thermal resistance in the boundary of the baseplate and the heat exchanger [38] . The baseplate temperature is measured by means of thermocouple put in a heatsink hole and measuring the temperature in the closest location to the baseplate. In the FEM simulation, the equivalent heat transfer coefficient at the boundary of baseplate is adjusted to obtain the same temperature of the experiment. The heat transfer coefficient is a function of thermal resistance and the heat conduction area
where h is the heat transfer coefficient at the boundary of baseplate and hotplate, R th is the baseplate to hotplate thermal resistance, and A is the effective heat conduction area between the baseplate and the hotplate. From (1), (13) can be rewritten as
The total power losses of the IGBT chip and the diode chip from the experiment are 1666 W, T baseplate − T hotplate = 88.8-88 = 0.8°C, A = 0.02 m 2 , and the equivalent heat transfer coefficient is obtained approximately as 100 000 W/m 2 .
With this boundary condition, the FEM simulation is performed to extract the 3-D thermal network RC elements.
The temperature responses on i 2 , i 5 , and i 8 on the IGBT chip (as previously described in Fig. 5 ) are shown in Fig. 13(a) and (b) . It can be seen that the presented method and the FEM result well track each other. The highest error is 1.3% for i 2 _S 2 monitoring point. It is worth to observe that the temperatures on i 2 and i 8 are very close to each other that shows no significant thermal coupling effect from the diode chip to the IGBT chip. The temperature responses on d 2 , d 5 , and d 8 on the diode chip are given in Fig. 14(a) and (b) . It clearly appears that d 2 is the hottest point-even higher than d 5 -which shows a higher thermal coupling effect not only from the IGBT chip but also from other chips on the DCB.
To validate the 3-D thermal network for other loads, another load profile is applied to the chips. The adopted load profile is shown in Fig. 15 . The solder temperatures for the monitoring points i 2 , i 5 , and i 8 are shown in Fig. 16(a) and (b) . The maximum error between two simulation methods is 1.5% for i 2 _S 2 . The results verify that the presented thermal network model is valid for different loss levels. Table III shows the computer specifications and computational time needed for simulating the presented model and FEM model. It can be seen that the simulation time for the presented thermal network is significantly faster than the FEM analysis. However, one could argue that the time needed to extract the thermal network and implementation in the circuit simulator is longer than the FEM model setup. It is worth to point out that to extract the 3-D thermal network, the FEM simulation is just run for two simple trials with step power losses as stimuli. Afterward, the model can be used for any long-term load profile without further FEM simulations. A calculation of multilayer temperature under the chips is one of the major contributions of the 3-D thermal network approach, which is not possible to be calculated from manufacturer datasheet or direct measurements due to inaccessible sublayers. Therefore, the advantage of a fast simulation is significant in the case of very long load profile (e.g., a year load profile), and a fast life-time estimation is needed based on temperature swings in the junction and sublayers.
To compare the results of presented 3-D thermal network model in PLECS with FEM model in ANSYS Icepak, the errors are given in percent for the average temperature differences between two models on selected monitoring points in Table IV . As it can be seen, the highest error is for d 8 monitoring point (2.36%) for the loss profile shown in Fig. 11 . In addition, the lowest error is for monitoring point i 8 (0.02%) for the loss profile shown in Fig. 15 .
B. Experimental Verification
In this section, the simulated temperatures extracted from the 3-D thermal model are compared with the measurements from the experimental setup. The test setup featured with the IR camera is shown in Fig. 17 . An opened and black-painted IGBT module is being tested in a full bridge test circuit, whose schematic is shown in Fig. 18 . The upper chip pairs in the IGBT module under test are shown as DUT H , and the lower chip pairs are shown as DUT L . The test circuit specifications are given in Table V . An online temperature measurement is performed by infrared (IR) thermal camera at every 5 min in normal operating conditions to prevent oversized data collection. A hotplate is mounted under the baseplate with temperature fixed to 88°C ± 0.5°C throughout the test. The IR thermal image of one DCB section of IGBT module is shown in Fig. 19 . To validate the presented model, The monitoring points should be considered between the bond wires and be on the chip surfaces to prevent false bond wire temperatures instead of chip temperature.
The instantaneous power losses, which are generated in each IGBT chip and diode chip, are shown in Fig. 20 . The power losses are calculated using the method mentioned in [39] , where the temperature feedbacks to the loss calculation are considered. The temperature curves for three monitoring points on the IGBT chip, including i 1 , i 2 , and i 3 , are shown in Fig. 21 . These monitoring points are selected, since they are in the side of IGBT chip close to diode chip and suitable to validate the model in the case of high thermal coupling effects. The temperature curves are compared with the proposed thermal model, the FEM simulation, and the experimental measurement. The amount of a peak-to-peak temperature error between the results by simulated model and experimental tests is 3%, 6%, and 8% for i 1 , i 2 , and i 3 respectively. However, the simulated model results are consistent with the FEM simulation results with errors less than 1%. Therefore, the obtained 3-D thermal network shows satisfactory performance in comparison with the FEM and the experimental result.
V. APPLICATION OF 3-D THERMAL NETWORK
FOR LONG-TERM MISSION PROFILES In order to show the application of the proposed 3-D thermal network in long-term thermal dynamics, real-field mission profiles from wind power system are selected and applied to the converter system specified in Table II . Fig. 22(a) shows a yearly load profile in steps of 1 h, and IGBT and diode power losses as well as junction, chip solder, and baseplate solder temperatures underneath the i 2 monitoring point are also shown. The simulation time for this mission profile was 80 min with the laptop system shown in Table III . It is worth to point out that the FEM simulation was not capable to implement the yearly mission profile due to the memory overload of the computer systems.
Moreover, an hourly load profile with the steps of 1 s was applied to the IGBT module and the 3-D thermal network was used to identify temperatures at junction, chip solder, and baseplate solder beneath monitoring point i 2 . Fig. 23 shows the results for the hourly load profile. The simulation time needed for this mission profile was 30 min with the laptop system. Using the FEM simulation for the same mission profile, it took two days to get the same temperature result.
VI. CONCLUSION
In this paper, a detailed 3-D thermal model of IGBT modules has been presented. The proposed thermal network contains the self-heating and thermal coupling between the chips as well as multilocations and multilayer thermal behaviors of the IGBT module. The lumped RC elements of a thermal network are extracted by the step response analysis of the FEM model in different loading and cooling conditions. The extracted temperature step responses are modeled as self-heating and thermal coupling Foster networks by accurate curve fitting process. The presented thermal model is verified by a circuit simulator, FEM, and experimental setup. The model is highly consistent with the FEM model and shows low errors compared with the experimental results. Moreover, the 3-D thermal network estimates the temperatures in critical layers of IGBT module, such as solders. The thermal model has been used with one year and one hour wind power mission profiles for fast and accurate temperature calculations in critical locations. In summary, the presented thermal model is appropriate to be applied in all circuit simulators for long-term dynamic load profiles. The fast temperature calculation can help the power electronic designer to evaluate the reliability of the IGBT module in real-field mission profiles and real converter operating conditions in a very fast and accurate way.
